JPH0323714Y2 - - Google Patents
Info
- Publication number
- JPH0323714Y2 JPH0323714Y2 JP1985053646U JP5364685U JPH0323714Y2 JP H0323714 Y2 JPH0323714 Y2 JP H0323714Y2 JP 1985053646 U JP1985053646 U JP 1985053646U JP 5364685 U JP5364685 U JP 5364685U JP H0323714 Y2 JPH0323714 Y2 JP H0323714Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- cmi
- output
- counter
- external clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985053646U JPH0323714Y2 (en]) | 1985-04-12 | 1985-04-12 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985053646U JPH0323714Y2 (en]) | 1985-04-12 | 1985-04-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61171332U JPS61171332U (en]) | 1986-10-24 |
JPH0323714Y2 true JPH0323714Y2 (en]) | 1991-05-23 |
Family
ID=30574707
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985053646U Expired JPH0323714Y2 (en]) | 1985-04-12 | 1985-04-12 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0323714Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS592216A (ja) * | 1982-06-25 | 1984-01-07 | Fujitsu Ltd | デ−タ復調装置 |
-
1985
- 1985-04-12 JP JP1985053646U patent/JPH0323714Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61171332U (en]) | 1986-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3705398A (en) | Digital format converter | |
US4292626A (en) | Manchester decoder | |
US4786823A (en) | Noise pulse suppressing circuit in digital system | |
US5550878A (en) | Phase comparator | |
US4740998A (en) | Clock recovery circuit and method | |
JPH0323714Y2 (en]) | ||
JPH1065545A (ja) | バイナリカウンタ読み出し回路 | |
GB1507041A (en) | Circuit arrangements for decoding data signals | |
JPH088561B2 (ja) | Cmiブロック同期方法 | |
JPH0644756B2 (ja) | 同期クロツク発生回路 | |
KR870000718Y1 (ko) | 멘체스터 코드 디코더 | |
JP3107968B2 (ja) | Nrz−rz信号変換回路 | |
JP2000068837A (ja) | シリアルデータによるpwm出力装置 | |
KR920005363B1 (ko) | Cmi(ⅱ) 복호기 | |
KR910009093B1 (ko) | 부호화 마크 반전 코딩회로 | |
KR900008272Y1 (ko) | Ppm 데이타의 코딩 및 디코딩회로 | |
JPH0787379B2 (ja) | Cmi符号変換回路 | |
JPS5853257A (ja) | デイジタルデ−タ受信回路 | |
JPS62210747A (ja) | 光伝送装置 | |
JPS639686B2 (en]) | ||
JPS5980047A (ja) | パイフエ−ズ符号復調装置 | |
JPH0754894B2 (ja) | パルス幅変調回路 | |
JPS6070848A (ja) | 符号変換回路 | |
JPS6352809B2 (en]) | ||
JPH0316054B2 (en]) |